A

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 1400.4100276 Total Pages 28

First Inventor or Application Identifier Grah, et al.

Title METHOD AND APPARATUS FOR MANAGING NETWORK
SYNCHRONIZATION INFORMATION AMONG MULTIPLE LINE
CARDS

Express Mail Label No. EL559561021US

API	PLICATION ELEI	MENTS	ADDRESS TO:	Assistant Commissioner for Patents	4.0		
See MPEP chapter (600 concerning utility pa	tent application contents.		Box Patent Application Washington, DC 20231	Joh		
1. E Fee Trans	mittal Form			ofiche Computer Program (Appendix)			
(Submit an original	, and a duplicate for fee		6. Nucleotide and/or Amino Acid Sequence Submission				
2. Specificat		l Pages 15	(if applicable	, all necessary)			
(<i>prejerr</i> - Descri	ed arrangement set forth ptive title of the Invention	i below)		mputer Readable Copy			
- Cross	References to Related Ap	pplications	b. 🔲 Pa	per Copy (identical to computer copy)			
- Statem	ent Regarding Fed spon	sored R & D	c. 🔲 Sta	tement verifying identity of above copies			
- Refere	nce to Microfiche Apper	ndix					
- Backg	round of the Invention Summary of the Invention	_	ACCO:	MPANYING APPLICATION PART	ΓS		
- Brief I	Description of the Drawin	II nas <i>(if filed</i>)		gnment Papers (cover sheet & document(s))			
- Detaile	ed Description	ings (if finear)		FR 3.73(b) Statement Power of	•		
- Claim	(s)			there is an assignee) Attorney			
	ct of the Disclosure			ish Translation Document (if applicable)			
3. \(\sum \) Drawings	(35 USC 113) Total She			mation Disclosure Copies of			
4. Oath or Decla		Pages 2		nent (IDS)/PTO-1449 IDS Citation	s		
	Newly executed (orig			minary Amendment	_		
b (Copy from a prior ap	pplication		rn Receipt Postcard (MPEP 503)			
<i>(</i> C	(37 CFR 1.63(d))			hould be specifically itemized)			
(for conti	nuation/divisional with Box I	6 completed)	13. Smal	l Entity Statement filed in Prior			
i. [DELETION OF INV	/ENTOP(S)	State	ement(s) Application, Status still prope	r and		
	ed statement attached de	leting	445	desired.			
inve	ntor(s) named in the prio	r application,		fied Copy of Priority Document(s)			
see 37	CFR 1.63(d)(2) and 1.33	3(b).		foreign priority is claimed)			
*			15. Other				
Prior Application In For CONTINUATIO under Box 4B, is conreference. The incon	formation: Examiner N or DIVISIONAL APPresidered a part of the disc	S only: The entire disclosucions of the accompanying	(CIP) of prior and up / Art Unit: are of the prior applicating continuation or divises been inadvertently of the DENCE ADDRES.	pplication No: cion, from which an oath or declaration is supplication and is hereby incorporated by nitted from the submitted application parts.	ied		
Customer Ivamo	er or bur Code Label		or, 🔀 Cor	respondence Address Below			
		115 Wild Basin	•				
			exas 78746				
	Telephone: 51	12-347-9223	Facsimi	le: 512-347-9224			
Name and Re Number (Print/	Tyne)	Ross D. Snyder	· · ·	30			
Signature	Poss	D. bryde	Date	08-10-2000			

PATENT APPLICATION DOCKET NO. 1400.4100276

In the United States Patent and Trademark Office

FILING OF A UNITED STATES PATENT APPLICATION

Title:

METHOD AND APPARATUS FOR MANAGING NETWORK SYNCHRONIZATION INFORMATION AMONG MULTIPLE LINE CARDS

Inventors:

ADRIAN GRAH	STEVEN G. DRIEDIGER
JOHN S. GRYBA	MICHEL ROCHON

Attorney of Record Ross D. Snyder, Reg. No. 37,730 115 Wild Basin Road, Suite 107 Austin, Texas 78746 Phone (512) 347-9223 Fax (512) 347-9224

Express Mail Label No. EL559561021US

Date of Deposit: 8-10-2000

I hereby certify that this paper is being deposited with the U.S. Postal Service "Express Mail Post Office to Addresses" service under 37 C.F.R. Section 1.10 on the 'Date of Deposit', indicated above, and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Name of Depositor: Terri Alloway

(print or type)

ignature: Im alloway

Technical Field of the Invention

The invention relates generally to data networks and, more specifically, to network system synchronization.

5

10

15

20

Background of the Invention

In a network, data passes through network nodes. The network nodes allow data to be routed to their destinations. Such network nodes often include a plurality of line cards and one or more control cards. The line cards are coupled to a plurality of lines, while the control cards control the line cards.

In the past, the control of line cards relied heavily on execution of software. Both the line cards and the control cards contained processors that executed the software. The action of transitioning a line card from an active state to an inactive state and transitioning another line card from the inactive state to the active state raised a number of issues. One issue is that all of the software entities of the different components needed to communicate to each other that a line card redundancy switch was in progress.

Software needed to be executed on a control card to determine how to deselect the timing information from the first line card and select timing information from the second line card. The software used to deselect and select timing information has generally been complex, and its execution has required a significant amount of time during which the reference signal was indeterminate. Such indeterminate signals have compromised the quality of the reference signal in the control card, introducing effects such as jitter.

25

Thus, a method and apparatus is needed to reduce the time and complexity previously required to change a source of timing information when transitioning between activation of multiple line cards. Such a method and apparatus is needed to avoid degradation of network synchronization that can result from the previous techniques.

Brief Description of the Drawings

- FIG. 1 is a block diagram illustrating a network node comprising a plurality of control card circuits and a plurality of line card circuits in accordance with an embodiment of the present invention.
- FIG. 2 is a block diagram illustrating a plurality of line card circuits in accordance with an embodiment of the invention.
- FIG. 3 is a block diagram illustrating a control card circuit in accordance with an embodiment of the present invention.
 - FIGS. 4 and 5 are flow diagrams illustrating a method for selecting a synchronization source among the plurality of line card circuits in accordance with an embodiment of the present invention.
 - FIG. 6 is a flow diagram illustrating a process for selecting a synchronization source among a plurality of line card circuits in accordance with an embodiment of the present invention.

20

15

10

15

20

25

Detailed Description of a Preferred Embodiment

A method and apparatus for handling, maintaining, and controlling network synchronization information emanating from a plurality of line card circuits is described. The technique described may be applied to a redundant pair of line card circuits, where one line card circuit is active, while the other is inactive. Line card activity latches are managed by means of hardware logic that may be configured at the time of line card commissioning. The activity latches are coupled to a logic element. An incoming clock signal is applied to the logic element. If an activity latch indicates that a line card circuit is active, the logic element provides the incoming clock signal as an outgoing clock signal to a control card circuit. If the activity latch indicates that the line card circuit is inactive, the logic element blocks the incoming clock signal from being passed and provides a static output level as the outgoing clock signal to the control card circuit. The control card circuit is provided with circuitry to receive the outgoing clock signals from multiple line card circuits. The circuitry is sensitive to whether or not the line card circuits are configured for redundant operation.

FIG. 1 is a block diagram illustrating a network node comprising a plurality of control card circuits and a plurality of line card circuits in accordance with an embodiment of the present invention. The network node includes control card circuit 101, line card circuit 102, line card circuit 103, control card circuit 111, line card circuit 112, and line card circuit 113. An incoming clock signal 121 is provided to line card circuit 102. An incoming clock signal 122 is provided to line card circuit 103.

Line card circuit 102 includes activity latch 104 and logic element 106. Activity latch 104 is coupled to logic element 106 via coupling 128. Line card circuit 103 includes activity latch 105 and logic element 107. Activity latch 105 is coupled to logic element 107 via coupling 132. Line card circuit 102 is coupled to line card circuit 103 via couplings 137 and 138. Line card circuit 102 provides an outgoing clock signal 123 to control card circuit 101 and to control card circuit 111. Line card circuit 103 provides an outgoing clock signal 124 to control card circuit 101 and to control card circuit 111.

10

15

20

25

Line card circuit 112 includes activity latch 114 and logic element 116. Activity latch 114 is coupled to logic element 116 via coupling 147. Line card circuit 113 includes activity latch 115 and logic element 117. Activity latch 115 is coupled to logic element 117 via coupling 148. Line card circuit 112 is coupled to line card circuit 113 via couplings 139 and 140. Line card circuit 112 receives incoming clock signal 133 and provides outgoing clock signal 135 to control card circuit 101 and control card circuit 111. Line card circuit 113 receives incoming clock signal 134 and provides outgoing clock signal 136 to control card circuit 101 and control card circuit 111.

Outgoing clock signal 123 is provided to a first clock input of control card circuit 101. The first clock input is coupled to logic circuit 110. Logic circuit 110 provides a clock signal 125 to multiplexer 109. Redundancy configuration register 143 is coupled via coupling 145 to logic circuit 110. Outgoing clock signal 124 of line card circuit 103 is coupled to logic circuit 110 and multiplexer 109 of control card circuit 101. Multiplexer 109 is coupled to the system synchronization unit (SSU) 108 via coupling 126. SSU 108 provides a master clock signal 127 to line card circuits 102, 103, 112, and 113.

Outgoing clock signal 123 of line card circuit 102 is coupled to logic circuit 120 of control card circuit 111. Logic circuit 120 provides a clock signal 129 to multiplexer 119. Redundancy configuration register 144 is coupled via coupling 146 to logic circuit 120. Line card circuit 103 provides an outgoing clock signal 124 to logic element 120 and multiplexer 119 of control card circuit 111. Multiplexer 119 is coupled to SSU 118 via coupling 130. SSU 118 provides a master clock signal 131 to line card circuits 102, 103, 112, and 113.

FIG. 2 is a block diagram illustrating a plurality of line card circuits in accordance with an embodiment of the invention. Line card circuit 201 includes activity latch 203 and logic element 205. Logic element 205 receives incoming clock signal 207. Activity latch 203 is coupled to logic element 205 and provides activity signal 215 to logic

10

15

20

25

element 205. Logic element 205 provides outgoing clock signal 209 to one or more control card circuits.

Line card circuit 202 includes activity latch 204 and logic element 206. Logic element 206 receives incoming clock signal 208. Activity latch 204 is coupled to logic element 206 and provides activity signal 216 to logic element 206. Logic element 206 provides outgoing clock signal 210 to one or more control card circuits.

Logic elements 205 and 206 may be combinational logic elements. For example, as illustrated, logic elements 205 and 206 may be AND gates with one inverted input, or alternatively, regular AND gates with an inverter interposed between the corresponding activity latch and the AND gate input. As can be appreciated by one skilled in logic design, the configuration of the logic elements and the nature of the signals applied to them may be implemented in other ways. For example, if the states of the activity latches were inverted, the inversion of the AND gate inputs coupled to the activity latches would be obviated. Thus, logic elements 205 and 206 may be implemented as appropriate for a specific embodiment of the invention.

Redundancy configuration register 219 is coupled to activity latch 203 via coupling 211 and to activity latch 204 via coupling 212. Activity latch 203 is coupled to activity latch 204 via couplings 213 and 214. Couplings 213 and 214 may be used to assure that the activity latches 203 and 204 contain activity flag values that are mutually exclusive.

FIG. 3 is a block diagram illustrating a control card circuit in accordance with an embodiment of the present invention. The control card circuit includes logic circuit 301 and logic circuit 302. Logic circuits 301 and 302 may be combinational logic circuits. The control card circuit also includes multiplexer 319, SSU 320, and redundancy configuration register 317. Combinational logic circuit 301 includes AND gate 305 and OR gate 303. Logic circuit 302 includes AND gate 306 and OR gate 304. Clock input 307 is coupled to a first input of OR gate 303. Clock input 309 is coupled to a first input

10

15

20

25

of AND gate 305. A first output of redundancy configuration register 317 is coupled to a second input 315 of AND gate 305. AND gate 305 is coupled to a second input of OR gate 303 via coupling 311. OR gate 303 provides clock signal 313 to multiplexer 319. Clock input 309 is also coupled to multiplexer 319.

Clock input 308 is coupled to a first input of OR gate 304. Clock input 310 is coupled to a first input of AND gate 306 and to multiplexer 319. A second input of redundancy configuration register 317 is coupled to a second input 316 of AND gate 306. AND gate 306 is coupled to a second input of OR gate 304 via coupling 312. OR gate 304 provides clock signal 314 to multiplexer 319. Clock input 310 is also coupled to multiplexer 319.

Multiplexer 319 selects among clock input 309 and clock signal 313 and similar clock signals and clock inputs from other sets of redundant or non-redundant line cards (for example, clock signal 314 and clock input 310). Based on this selection, multiplexer 319 provides clock signal 321 to SSU 320. Redundancy configuration register 317 stores a plurality of redundancy configuration flag values 318, providing a first redundancy configuration flag value at its first output and a second redundancy configuration flag value at its second output.

While logic circuit 301 is illustrated as including AND gate 305 coupled to OR gate 303, and logic circuit 302 is illustrated as including AND gate 306 coupled to OR gate 304, logic circuits 301 and 302 may be implemented using any appropriate logic, for example, any appropriate combinational logic, for a specific embodiment of the invention. Logic circuits 301 and 302 pass a specific clock input, for example, clock inputs 307 and 308, respectively, when the corresponding redundancy configuration flag values indicate a non-redundant configuration. Logic circuits 301 and 302 select among multiple clock inputs, for example clock inputs 307 and 309 for logic circuit 301 and clock inputs 308 and 310 for logic circuit 302 when the corresponding redundancy configuration flag values indicate a redundant configuration. The selection among the multiple clock inputs is simplified by using line card circuits such as those illustrated in

10

15

20

25

FIG. 2, which inhibit emission of an outgoing clock signal from an inactive line card circuit of a plurality of redundant line card circuits. By using such line card circuits, the selection may be performed with a simple logic gate, for example, an OR gate, an AND gate, a NAND gate, a NOR gate, or an XOR (exclusive OR) gate, or a combination thereof.

FIGS. 4 and 5 are flow diagrams illustrating a method for selecting a synchronization source among the plurality of line card circuits in accordance with an embodiment of the present invention. In FIG. 4, the process begins in step 401 and continues to step 402. In step 402, a first activity flag value is received from a first activity latch of a first line card circuit of a plurality of line card circuits.

In step 404, an incoming clock signal is received. In step 405, an outgoing clock signal is provided as the synchronization source dependent on the first activity flag value. Step 405 may include steps 407, 408, 409, and 410. In step 407, a determination is made as to what the first activity flag value is. The first activity flag may have a passing value or a blocking value which may, for example, be represented using a binary indication. If the first activity flag value has a passing value, the process continues to step 408. In step 408, the incoming clock signal is passed as the outgoing clock signal. If, in step 407, it is determined that the first activity flag value has a blocking value, the process continues to step 409. In step 409, the incoming clock signal is blocked when the first activity flag value has a second value. From step 409, the process continues to step 410. In step 410, a static output level is provided as the outgoing clock signal. From step 405, the process continues to step 406. The process ends in step 406.

In FIG. 5, the process begins in step 501 and continues to step 503. In step 503, a second activity flag value is received from a second activity latch of a second line card circuit of the plurality of line card circuits. The second activity flag value is mutually exclusive of the first activity flag value.

10

15

20

25

In step 504, a second incoming clock signal is received. In step 505, a second outgoing clock signal is provided as the synchronization source dependent on the second activity flag value. Step 505 may include steps 507, 508, 509, and 510. In step 507, a determination is made as to what the first activity flag value is. The second activity flag may have a passing value or a blocking value which may, for example, be represented using a binary indication. If the first activity flag value has a passing value, the process continues to step 508. In step 508, the second incoming clock signal is passed as the second outgoing clock signal. If, in step 507, it is determined that the first activity flag value has a blocking value, the process continues to step 509. In step 509, the second incoming clock signal is blocked when the second activity flag value has a blocking value. From step 509, the process continues to step 510. In step 510, a static output level is provided as the second outgoing clock signal. From step 505, the process continues to step 506. The process ends in step 506.

FIG. 6 is a flow diagram illustrating a process for selecting a synchronization source among a plurality of line card circuits in accordance with an embodiment of the present invention. The process begins in step 601 and continues to step 602. In step 602, a first clock input is received from a first line card circuit of the plurality of line card circuits. In step 603, a second clock input is received from a second line card circuit of the plurality of line card circuits. In step 604, a determination is made as to whether the redundancy configuration flag value has a first value or a second value. If the redundancy configuration flag value has a first value, the process continues to step 605. In step 605, a clock signal is automatically selected as the synchronization source from among the first clock input and the second clock input. From step 605 the process continues to step 606. In step 606, the clock signal is received in a multiplexer.

If, in step 604, the redundancy configuration flag value is determined to have a second value, the process continues to step 607. In step 607, the first clock input and the second clock input are passed through the logic circuit. From step 607, the process continues to step 608. In step 608, the first clock input and the second clock input are

received at the multiplexer. From either of steps 606 or 608, the process continues to step 609. The process ends in step 609.

Accordingly, a method and apparatus for managing network synchronization information among multiple line cards has been described. It should be understood that the implementation of other variations and modifications of the invention in its various aspects will be apparent to those of ordinary skill in the art, and that the invention is not limited by the specific embodiments described. It is therefore contemplated to cover by the present invention, any and all modifications, variations, or equivalents that fall within the spirit and scope of the basic underlying principles disclosed and claimed herein.

Claims

What is claimed is:

5 1. A line card circuit comprising:

an activity latch for holding an activity flag value; and

a logic element operatively coupled to the activity latch to receive an incoming clock signal and to provide an outgoing clock signal, the outgoing clock signal being dependent on the activity flag value.

10

- 2. The line card circuit of claim 1 wherein the activity flag value is mutually exclusive with a second activity flag value held in a second activity latch of a second line card circuit.
- 15 3. The line card circuit of claim 1 wherein the logic element passes the incoming clock signal as the outgoing clock signal when the activity flag value has a first value.
 - 4. The line card circuit of claim 3 wherein the logic element blocks the incoming clock signal when the activity flag value has a second value.

- 5. The line card circuit of claim 4 wherein the logic element provides a static output level as the output clock signal when the activity flag value has the second value.
- 6. A control card circuit comprising:
- a redundancy configuration register for storing redundancy configuration flag values;
 - a first clock input;
 - a second clock input;
- a logic circuit coupled to the redundancy configuration register, the first clock input, and the second clock input, the logic circuit automatically selecting a clock signal

20

25

30

from among the first clock input and the second clock input when the redundancy configuration flag value has a first value.

- 7. The control card circuit of claim 6 wherein the logic circuit passes the first clock input and the second clock input when the redundancy configuration flag value has a second value.
- 8. The control card circuit of claim 7 further comprising:
 a multiplexer operatively coupled to the logic circuit for receiving the clock signal
 when the redundancy configuration flag value has a first value.
 - 9. The control card circuit of claim 8 wherein the multiplexer receives the first clock input and the second clock input when the redundancy configuration flag value has the second value.
 - 10. The control card circuit of claim 9 wherein the logic circuit comprises combinational logic.
 - 11. A method for selecting a syncronization source among a plurality of line card circuits comprising the steps of:

receiving a first activity flag value from a first activity latch of a first line card circuit of the plurality of line card circuits;

receiving an incoming clock signal;

providing an outgoing clock signal as the synchronization source dependent on the first activity flag value.

12. The method of claim 11 further comprising the step of:

receiving a second activity flag value from a second activity latch of a second line card circuit of the plurality of line card circuits, the second activity flag value being mutually exclusive of the first activity flag value.

15

20

25

30

13. The method of claim 11 wherein the step of providing the outgoing clock signal as the synchronization source dependent on the first activity flag value further comprises the step of:

passing the incoming clock signal as the outgoing clock signal when the first activity flag value has a passing value.

14. The method of claim 11 wherein the step of providing the outgoing clock signal as the synchronization source dependent on the first activity flag value further comprises the step of:

blocking the incoming clock signal when the first activity flag value has a blocking value.

15. The method of claim 14 wherein the step of providing the outgoing clock signal as the synchronization source dependent on the first activity flag value further comprises the step of:

providing a static output level as the outgoing clock signal when the first activity flag value has a blocking value.

16. A method for selecting a syncronization source among a plurality of line card circuits comprising the steps of:

receiving a first clock input from a first line card circuit of the plurality of line card circuits;

receiving a second clock input from a second line card circuit of the plurality of line card circuits;

when a redundancy configuration flag value has a first value, automatically selecting a clock signal as the synchronization source from among the first clock input and the second clock input.

17. The method of claim 16 further comprising the step of:

when a redundancy configuration flag value has a second value, passing the first clock input and the second clock input.

- 18. The method of claim 17 further comprising the step of:
 when the redundancy configuration flag value has the first value, receiving the clock signal at a multiplexer.
- 19. The method of claim 18 further comprising the step of:
 when the redundancy configuration flag value has the second value, receiving the first clock input and the second clock input at the multiplexer.

10

15

Abstract of the Disclosure

A method and apparatus for handling, maintaining, and controlling network synchronization information emanating from a plurality of line card circuits is described. The technique described may be applied to a redundant pair of line card circuits, where one line card circuit is active, while the other is inactive. Line card activity latches are managed by means of hardware logic that may be configured at the time of line card commissioning. The activity latches are coupled to a logic element. An incoming clock signal is applied to the logic element. If an activity latch indicates that a line card circuit is active, the logic element provides the incoming clock signal as an outgoing clock signal to a control card circuit. If the activity latch indicates that the line card circuit is inactive, the logic element blocks the incoming clock signal from being passed and provides a static output level as the outgoing clock signal to the control card circuit. The control card circuit is provided with circuitry to receive the outgoing clock signals from multiple line card circuits. The circuitry is sensitive to whether or not the line card circuits are configured for redundant operation. One or more of these clock signals are then selected and used for network synchronization.




FIG. 1








FIG. 2









DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION

(37 CFR 1.63)

☑ Declaration Submitted with Initial Filing, OR
☐ Declaration Submitted after Initial Filing
(surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number 1400.4100276
First Named Inventor Grah, et al.

COMPLETE IF KNOWN
Application Number:
Filing Date:
Group Art Unit:

(if applicable)

As a below named inventor, I hereby declare that:

Parent Number

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Examiner Name

METHOD AND APPARATUS FOR MANAGING NETWORK SYNCHRONIZATION INFORMATION AMONG MULTIPLE LINE CARDS

the specification of which: is attached hereto. was filed on (MM/DD/Y) Number and was am	YYYY) as U ended on (MM/DD	Inited States Application (YYYYY) (if appli		International Application
I hereby state that I have reclaims, as amended by any I acknowledge the duty to d	amendment specific lisclose information	cally referred to above. n which is material to pate	entability as def	ined in 37 CFR 1.56.
of any PCT international application	on which designated at le box, any foreign applica	east one country other than the tion for patent or inventor's ce	United States of An	r patent or inventor's certificate, or 365(a nerica, listed below and have also CT international application having a
Prior Foreign	Country	Foreign Filing Date	Priority Not	Certified Copy Attached?
Application Number(s)		(MM/DD/YYYY)	Claimed	YES NO
Additional foreign application				
I hereby claim the benefit under 35		Inited States provisional applic	cation(s) listed below	<i>i.</i>
Application I	Number(s)]	Filing Data (MN	M/DD/YYYY)
Additional provisional applica	tion numbers are listed of	on a supplemental priority data	sheet PTO/SB/02B	attached hereto.
United States of America, listed be States or PCT International application information which is material to pathe national or PCT international fit	clow and, insofar as the sation in the manner provintentability as defined in illing date of this applicated.	subject matter of each of the clided by the first paragraph of 3 137 CFR 1.56 which became a tion.	aims of this applicati 35 U.S.C. 112, I ackr vailable between the	filing date of the prior application and
U.S. Parent Application of	r PUT Pa	rent Filing Date	⊢ Paı	rent Patent Number

(MM/DD/YYYY)

Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Name	Registration Number	Name	Registration Number
Christopher J. Reckamp	34,414	Ross D. Snyder	37,730
Paul M. Anderson	39,896	John R. Garrett	27,888

Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to:

Markison & Reckamp, P.C. 115 Wild Basin Road-Suite 107 Austin, Texas 78746 Telephone: 512-347-9223 Facsimile: 512-347-9224

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor:				<u></u> Ар	A petition has been filed for this unsigned inventor			
Given Name (first and middle [if any])				Family Name or Surname				
Adrian				Grah				
Inventor's		d	1			Date	Λ	9/2000
Inventor's Signature Mun Figure 1.1. Signature 1.1. Signat					.,		17 he	9/2000
Residence City: Kanata State: Or			tario	ario Country: Canada Citizenship: Canadian			hip: Canadian	
Post Office Address 84 Gowrie Drive								
City: Kanat	ta		State: Ontario		ZIP: K2I	<u>2S5</u>		Country: Canada
Name of Additional Joint Inventor: A petition has been filed for this unsigned inventor								
	n Name (fi	rst and midd	le [if any])			Family	Name or	Surname
Steven G.				Dried	liger			
Inventor's Signature	Sten		redig	_		Date	Ang	^{२1} /२७००
Residence	City: Ka	nata	State: On	tario	Country	: Canada	Citizensl	hip: Canadian
Post Office	Address	42 Shetlan	d Way					
City: Kanat	ta		State: Ontario		ZIP: K2N	1 1S2		Country: Canada
Name of Additional Joint Inventor: A petition has been filed for this unsigned inventor								
				∏Ар	etition ha	s been filed	for this u	nsigned inventor
Giver		Joint Inventorst and midd		□ A p	etition ha		for this u Name or	•
				☐ A p				•
Giver	n Name (fi		le [if any])				Name or	•
Giver John S. Inventor's	n Name (fi	rst and midd -S. Zvy	le [if any])	Gryb	a	Family	Name or Aug	Surname
Giver John S. Inventor's Signature	Name (fi	rst and midd -S. Zvy awa	le [if any])	Gryb	a	Family Date	Name or Aug	Surname 9 2 000
Giver John S. Inventor's Signature Residence	Name (fi	rst and midd -S. Zvy awa	le [if any]) La State: On	Gryb	a	Family Date Canada	Name or Aug	Surname 9 2 000
Given John S. Inventor's Signature Residence Post Office City: Ottaw Name of Ad	City: Ott Address	rst and midd S. Zy awa 1507-2001	State: On Carling Avenue State: Ontario	Gryb	Country	Family Date Canada 3W5 s been filed	Aug Citizensl	Surname 9
Giver John S. Inventor's Signature Residence Post Office City: Ottaw Name of Ad	City: Ott Address	rst and midd S. Zy awa 1507-2001	State: On Carling Avenue State: Ontario	Gryb	Country ZIP: K2A	Family Date Canada 3W5 s been filed	Aug Citizensl	Surname 9
Given John S. Inventor's Signature Residence Post Office City: Ottaw Name of Ad	City: Ott Address	rst and midd S. Zy awa 1507-2001	State: On Carling Avenue State: Ontario	Gryb	Country ZIP: K2A	Family Date Canada 3W5 s been filed	Aug Citizensl for this up Name or	Surname 9
Giver John S. Inventor's Signature Residence Post Office City: Ottaw Name of Ad	City: Ott Address	rst and midd S. Zy awa 1507-2001	State: On Carling Avenue State: Ontario	Gryb	Country ZIP: K2A	Family Date Canada 3W5 s been filed	Aug Citizensl for this up Name or	Surname 9
Giver John S. Inventor's Signature Residence Post Office City: Ottaw Name of Ad Giver Michel Inventor's	City: Ott Address	awa 1507-2001 Joint Inventorst and midd	State: On Carling Avenue State: Ontario	tario A p Roch	Country ZIP: K2A petition has	Family Date Canada 3W5 s been filed Family	Aug Citizens	Surname 9
Giver John S. Inventor's Signature Residence Post Office City: Ottaw Name of Ad Giver Michel Inventor's Signature	City: Ott Address a Name (fi	awa 1507-2001 Joint Inventorst and midd	State: On Carling Avenue State: Ontario	tario A p Roch	Country ZIP: K2A petition has	Pamily Date Canada 3W5 S been filed Family Date	Aug Citizens	Surname 9 / Z 000 nip: Canadian Country: Canada nsigned inventor Surname